DS05-11135-1E

MEMORY

Unbuffered

$16 \text{ M} \times 72 \text{ BIT}$ SYNCHRONOUS DYNAMIC RAM DIMM

MB8516S072AG-100/-84/-67/-100L/-84L/-67L

168-pin, 4 Clock, 2-bank, based on 8 M × 8 Bit SDRAMs with SPD

■ DESCRIPTION

The Fujitsu MB8516S072AG is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of eighteen MB81164842A devices which organized as four banks of 8 M×8 bits and a 2K-bit serial EEPROM on a 168-pin glass-epoxy substrate.

The MB8516S072AG features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8516S072AG is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.

This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.

■ PRODUCT LINE & FEATURES


Pa	arameter	MB8516S072AG -100/100L	MB8516S072AG -84/84L	MB8516S072AG -67/67L		
Clock Frequency		100 MHz max.	84 MHz max.	67 MHz max.		
Burst Mode Cycle Time		10 ns max. (CL = 3) 15 ns max. (CL = 2)	12 ns max. (CL = 3) 17 ns max. (CL = 2)	15 ns max. (CL = 3) 20 ns max. (CL = 2)		
RAS Access Time		54 ns max.	56 ns max.	60 ns max.		
CAS Access Tim	ne	24 ns max.	26 ns max.	30 ns max.		
Output Valid fron	n Clock	8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	8.5 ns max. (CL = 3) 10 ns max. (CL = 2)	9 ns max. (CL = 3) 10 ns max. (CL = 2)		
Power Burst Mode		5508 mW max.	5508 mW max. 4860 mW max. 3888 r			
Dissipation	Power Down Mode		194.4 mW max. (std. powe 64.8 mW max. (low. power			

- Unbuffered 168-pin DIMM Socket Type (Lead pitch: 1.27 mm)
- Conformed to JEDEC Standard (4 CLK)
- Organization: 16,777,216 words × 72 bits
- 3.3 V ±0.3 V Supply Voltage
- All input/output LVTTL compatible

- 4096 Refresh Cycle every 65.6 ms
- Auto and Self Refresh
- CKE Power Down Mode
- DQM Byte Masking (Read/Write)
- Memory: MB81164842A (8 M × 8, 4-bank) × 18 pcs. Serial Presence Detect (SPD) with Serial EEPROM: JEDEC Standard SPD Format
 - Module size:

1.0" (height) \times 5.25" (length) \times 0.157" (thickness)

■ PACKAGE




Package and Ordering Information

- 168-pin DIMM, order as MB8516S072AG-xxDG (DG = Gold Pad)

■ PIN ASSIGNMENTS

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	Vss	29	DQMB ₁	57	DQ ₁₈	85	Vss	113	DQMB₅	141	DQ ₅₀
2	DQ ₀	30	<u>CS</u> ₀	58	DQ ₁₉	86	DQ ₃₂	114	CS ₁	142	DQ ₅₁
3	DQ ₁	31	N.C.	59	Vcc	87	DQ ₃₃	115	RAS	143	Vcc
4	DQ ₂	32	Vss	60	DQ ₂₀	88	DQ34	116	Vss	144	DQ52
5	DQ₃	33	A ₀	61	N.C.	89	DQ ₃₅	117	A ₁	145	N.C.
6	Vcc	34	A 2	62	N.C.	90	Vcc	118	Аз	146	N.C.
7	DQ4	35	A4	63	CKE ₁	91	DQ36	119	A 5	147	N.C.
8	DQ ₅	36	A ₆	64	Vss	92	DQ ₃₇	120	A ₇	148	Vss
9	DQ ₆	37	A 8	65	DQ ₂₁	93	DQ38	121	A 9	149	DQ53
10	DQ ₇	38	A ₁₀	66	DQ ₂₂	94	DQ39	122	BA ₀	150	DQ ₅₄
11	DQ ₈	39	BA ₁	67	DQ ₂₃	95	DQ ₄₀	123	A ₁₁	151	DQ ₅₅
12	Vss	40	Vcc	68	Vss	96	Vss	124	Vcc	152	Vss
13	DQ ₉	41	Vcc	69	DQ ₂₄	97	DQ ₄₁	125	CLK ₁	153	DQ ₅₆
14	DQ ₁₀	42	CLK ₀	70	DQ ₂₅	98	DQ ₄₂	126	N.C.	154	DQ ₅₇
15	DQ11	43	Vss	71	DQ ₂₆	99	DQ43	127	Vss	155	DQ58
16	DQ ₁₂	44	N.C.	72	DQ ₂₇	100	DQ ₄₄	128	CKE ₀	156	DQ ₅₉
17	DQ ₁₃	45	CS ₂	73	Vcc	101	DQ ₄₅	129	CS ₃	157	Vcc
18	Vcc	46	DQMB ₂	74	DQ ₂₈	102	Vcc	130	DQMB ₆	158	DQ ₆₀
19	DQ ₁₄	47	DQMB ₃	75	DQ ₂₉	103	DQ ₄₆	131	DQMB ₇	159	DQ ₆₁
20	DQ ₁₅	48	N.C.	76	DQ ₃₀	104	DQ ₄₇	132	N.C.	160	DQ ₆₂
21	CB ₀	49	Vcc	77	DQ ₃₁	105	CB ₄	133	Vcc	161	DQ ₆₃
22	CB ₁	50	N.C.	78	Vss	106	CB ₅	134	N.C.	162	Vss
23	Vss	51	N.C.	79	CLK ₂	107	Vss	135	N.C.	163	CLK ₃
24	N.C.	52	CB ₂	80	N.C.	108	N.C.	136	CB ₆	164	N.C.
25	N.C.	53	CB ₃	81	N.C.	109	N.C.	137	CB ₇	165	SA ₀
26	Vcc	54	Vss	82	SDA	110	Vcc	138	Vss	166	SA ₁
27	WE	55	DQ ₁₆	83	SCL	111	CAS	139	DQ ₄₈	167	SA ₂
28	DQMB ₀	56	DQ ₁₇	84	Vcc	112	DQMB ₄	140	DQ49	168	Vcc



■ PIN DESCRIPTIONS

Symbol	I/O	Function	Symbol	I/O	Function
A ₀ to A ₁₁ , BA ₀ , BA ₁	I	Address Input	DQ₀ to DQ₃₃	I/O	Data Input/Data Output
RAS	I	Row Address Strobe	CB ₀ to CB ₇	I/O	ECC Data Input/Output
CAS	I	Column Address Strobe	Vcc	_	Power Supply (+3.3 V)
WE	I	Write Enable	Vss	_	Ground (0 V)
DQMB ₀ to DQMB ₇	I	Data (DQ) Mask	N.C.	_	No Connection
CLK ₀ to CLK ₃	I	Clock Input	SA ₀ to SA ₂	I	Serial PD Address Input
CKE ₀ , CKE ₁	I	Clock Enable	SCL	I	Serial PD Clock
CS₀ to CS₃	I	Chip Select	SDA	I/O	Serial PD Address/Data Input/Output

■ SERIAL-PD INFORMATION

			I	lex Value)
Byte	Function Described		-100/ 100L	-84/ 84L	-67/ 67L
0	Defines Number of Bytes Written into	128 Byte	80h	80h	80h
	Serial Memory at Module Manufacture				
1	Total Number of Bytes of SPD Memory Device	256 Byte	08h	08h	08h
2	Fundamental Memory Type	SDRAM	04h	04h	04h
3	Number of Row Addresses	12	0Ch	0Ch	0Ch
4	Number of Column Addresses	9	09h	09h	09h
5	Number of Module Banks	2 bank	02h	02h	02h
6	Data Width (2) (i) (i)	72 bit	48h	48h	48h
7	Data Width (Continuation)	+0	00h	00h	00h
8	Interface Type	LVTTL	01h	01h	01h
9	SDRAM Cycle Time (Highest CAS Latency)	10/12/15 ns	A0h	C0h	F0h
10	SDRAM Access from Clock (Highest CAS Latency)	8.5/8.5/9 ns	85h	85h	90h
11	DIMM Configuration Type	ECC	02h	02h	02h
12	Refresh Rate/Type	Self, Normal	80h	80h	80h
13	Primary SDRAM Width	×8	08h	08h	08h
14	Error Checking SDRAM Width	×8	08h	08h	08h
15	Minimum Clock Delay for Back to Back Random Column	1 Cycle	01h	01h	01h
4.0	Addresses	4 0 4 0 0	0.51	0.51	0.51
16	Burst Lengths Supported	1, 2, 4, 8, Page	8Fh	8Fh	8Fh
17	Number of Banks on Each SDRAM Device	4 bank	04h	04h	04h
18	CAS Latency	2, 3	06h	06h	06h
19	CS Latency	0	01h	01h	01h
20	Write Latency	0	01h	01h	01h
21	SDRAM Module Attributes	UN-buffer *1	00h	00h	00h
22	SDRAM Device Attributes	•	06h	06h	06h
23	SDRAM Cycle Time (2nd. Highest CAS Latency)	15/17/20 ns	F0h	20h	FFh
24	SDRAM Access from Clock (2nd. Highest CAS Latency)	9/9/10 ns	90h	90h	A0h
25	SDRAM Cycle Time (3rd. Highest CAS Latency)	No Support	00h	00h	00h
26	SDRAM Access from Clock (3rd. Highest CAS Latency)	No Support	00h	00h	00h
27	Minimum Row Precharge Time (trp)	30/35/40 ns	1Eh	23h	28h
28	Row Activate to Row Activate Min. (trrd)	30/30/30 ns	1Eh	1Eh	1Eh
29	RAS to CAS Delay Min. (tRCD)	30/30/30 ns	1Eh	1Eh	1Eh
30 31	Minimum RAS Pulse Width	60/65/70 ns	3Ch	41h	46h 10h
_	Module Bank Density	64 MByte	10h	10h	
32 to 61	Unused Storage Locations SPD Data Revision Code	<u> </u>	00h 01h	00h 01h	00h 01h
62 63		1 *2	6Ch	D6h	FAh
	Checksum for Byte 0 to 62	2			OOh
64 to 98	Manufacturer's Information: Unused Storage	_	00h	00h	00h
99 to 127 128+	Vendor Specific Data: Unused Storage	_	00h	00h	UUII
120+	Unused Storage Locations	_		_	

Note: Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.


*1. Byte 22: SDRAM Device Attributes

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBD	TBD	Upper Vcc tolerance	Lower Vcc tolerance	Supports Write 1 /Read Burst	Supports Precharge All	Supports Auto- precharge	Supports Early RAS Precharge
0	0	0	0	0	1	1	0

^{*2.} Byte 63: Checksum for Bytes 0 to 62

This byte is the checksum for bytes 0 through 62. This byte contains the value of the low 8-bits of the arithmetic sum of bytes 0 through 62.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Va	Value			
Farameter	Symbol	Min.	Max.	Unit		
Supply Voltage*	Vcc	-0.5	+4.6	V		
Input Voltage*	Vin	-0.5	+4.6	V		
Output Voltage*	Vouт	-0.5	+4.6	V		
Storage Temperature	Тѕтс	- 55	+125	°C		
Power Dissipation	PD	_	18.0	W		
Output Current (D.C.)	І оит	-50	+50	mA		

^{*:} Voltages referenced to Vss (= 0 V)

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Doromotor	Notes	Symbol		l lmi4		
Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V
Supply Voltage	ļ	Vss	0	0	0	V
Input High Voltage, All Inputs	*1, 2	VIH	2.0	_	Vcc +0.5	V
Input Low Voltage, All Inputs	*1, 3	VIL	-0.5	_	0.8	V
Ambient Temperature		TA	0	_	+70	°C

^{*1.} Voltages referenced to Vss (= 0 V)

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

^{*2.} Overshoot limit: V_{H} (max.) = V_{CC} +1.5 V with a pulsewidth \leq 5 ns.

^{*3.} Undershoot limit: V_{\parallel} (min.) = -1.5 V with a pulsewidth ≤ 5 ns.

■ CAPACITANCE

 $(Vcc = +3.3 \text{ V}, f = 1 \text{ MHz}, T_A = +25^{\circ}\text{C})$

Doromo	la.	Cumbal	Va	lue	Unit
Parame	ter	Symbol	Min.	Max.	Unit
	A ₀ to A ₁₁ , BA ₀ , BA ₁	C _{IN1}	_	90	pF
	RAS, CAS, WE	CIN2	_	84	pF
	CS ₀ , CS ₂	Сімз	_	27	pF
Input Canacitanas	CKE ₀	CIN4	_	46	pF
Input Capacitance	CLK ₀ to CLK ₃	CIN5	_	40	pF
	DQMB ₀ to DQMB ₇	C _{IN6}	_	23	pF
	SCL	Cscl	_	6	pF
	SA ₀ , SA ₁ , SA ₂	Csa	_	8	pF
	SDA	CSDA	_	7	pF
Input/Output Capacitance	DQo to DQ63	CDQ	_	21	pF
	CB ₀ to CB ₇	Ссв	_	20	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

						Value		
Parameter No	tes		Symbol	Condition	Min.	M	ax.	Unit
					IVIII.	Std. ver.	Low ver.	
		-100/100L		No Burst;		9	00	mA
		-84/84L	Icc1s	t _{RC} = min One Bank Active	_	855		mA
Operating Current (Average Power	*1	-67/67L		0 V ≤ VIN ≤ Vcc		8	10	mA
Supply Current)	•	-100/100L		No Burst;		14	40	mA
		-84/84L	Icc1D	trc = min Two Banks Active	_	13	350	mA
l		-67/67L		0 V ≤ V _{IN} ≤ V _{CC}		12	260	mA
J			Ісс2Р	$ \begin{array}{l} CKE = V_{IL}, t_{CK} = min \\ All \; Banks \; Idle \\ 0 \; V \leq V_{IN} \leq V_{CC} \\ \end{array} $	_	54	18	mA
Precharge Standby Current			ICC2PS		_	36	9	mA
(Power Supply Current)	*1		Icc2N	CKE = VIH, tck = min All Banks Idle $0 \text{ V} \leq V_{IN} \leq V_{CC}$	_	360		mA
			Icc2NS	CKE = VIH, CLK = VIL All Banks Idle $0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{CC}}$	_	90		mA
			Іссзр	$CKE = V_{IL}, tcK = min$ Any Bank Active $0 \ V \le V_{IN} \le V_{CC}$	_	225	207	mA
Active Standby Current			Іссзрѕ		_	81	63	mA
(Power Supply Current)	*1		Іссзи	CKE = VIH, tck = min Any Bank Active $0 \text{ V} \leq V_{IN} \leq V_{CC}$	_	405		mA
			Іссзиѕ	$ \begin{array}{l} CKE = V_{IH}, \ CLK = V_{IL} \\ Any \ Bank \ Active \\ 0 \ V \leq V_{IN} \leq V_{CC} \\ \end{array} $	_	1:	35	mA
Burst Mode Current -100/100L - 153		-100/100L			_	15	30	mA
		-84/84L	Icc4		_	1350		mA
		080	mA					
		-100/100L		Auto Refresh	_	18	800	mA
(Average Power	*1	-84/84L	Icc5	tck = min trc = min	_	1665		mA
Supply Current)		-67/67L		$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}$	_	15	30	mA

(Continued)

(Continued)

				Value		
Parameter Notes	Symbol	Condition	Min.	M	Unit	
			WIII.	Std. ver.	Low ver.	
Self-refresh Current (Average Power Supply Current)	Icc ₆	CKE = V _{IL} , 0 V ≤ V _{IN} ≤ V _{CC}	_	36	9	mA
Input Leakage Current (All Inputs)	lı (L)	$0 \text{ V} \le V_{\text{IN}} \le V_{\text{CC}}$ All other pins not under test = 0 V	-90	g	μА	
Output Leakage Current	lo (L)	Output is disabled (Hi-Z) 0 V ≤ Vin ≤ Vcc	-20	20		μΑ
LVTTL Output *2 High Voltage	Vон	Iон = −2.0 mA	2.4	_		V
LVTTL Output *2 Low Voltage	Vol	Vol. IoL = +2.0 mA — 0.4			.4	V

- Notes: *1. Icc depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination register.
 - *2. Voltages referenced to Vss (= 0 V)
 - *3. An initial pause (DESL on NOP) of 200 µs is required after power-on followed by a minimum of eight Auto-refresh cycles.
 - *4. Values except Icc2P and Icc2Ps are for when one side of the double-sided module is in standby mode (Icc2N / Icc2NS) and other side has two banks active in burst mode.
 - *5. DC characteristics is the Serial PD standby state (VIN = GND or Vcc).

■ AC CHARACTERISTICS

(1) BASE CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

No.	Parameter N	Notes		Symbol		S072AG 100L		S072AG 84L		S072AG 67L	Unit
					Min.	Max.	Min.	Max.	Min.	Max.	
1	Clock Period		CL = 3	t cĸ	10	_	12	_	15	_	ns
'	Clock Fellod		CL = 2	tor	15		17	_	20	_	ns
2	Clock High Time			t сн	3.5		4		4		ns
3	Clock Low Time			t cL	3.5	_	4		4	_	ns
4	Input Setup Time			t sı	3		3	_	3	_	ns
5	Input Hold Time			t HI	1		1		1		ns
	Output Valid	*4 *0	CL = 3		_	8.5		8.5		9	
6	from Clock (tclk = min)	*1, *2	CL = 2	t ac	_	9	_	10	_	10	ns
7	Output in Low-Z			t LZ	3		3		3		ns
8	Output in High-Z	*3	CL = 3	t HZ	3	8.5	3	8.5	3	9	ns
°	Output in riign-2	3	CL = 2	LHZ	3	9	3	10	3	10	ns
9	Output Hold Time			tон	3		3		3		ns
10	Time between Refre	sh		t REF		65.6		65.6		65.6	ms
11	Transition Time			tτ	0.5	2	0.5	2	0.5	2	ns
12	Power Down Exit Tin	ne		t PDE	3	_	4		5	_	ns

(2) BASE VALUES FOR CLOCK COUNT/LATENCY

No.	Parameter Notes	Symbol	MB8516S072AG -100/100L		MB8516S072AG -84/84L		MB8516S072AG -67/67L		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
1	RAS Cycle Time *4	t RC	90	_	100	_	110	_	ns
2	RAS Access Time *5	t RAC	_	54	_	56	_	60	ns
3	CAS Access Time *6, *9	t cac	_	24	_	26	_	30	ns
4	RAS Precharge Time	t RP	30	_	35	_	40	_	ns
5	RAS Active Time	t RAS	60	100000	65	100000	70	100000	ns
6	RAS to CAS Delay Time *7	t RCD	30	_	30	_	30	_	ns
7	Write Recovery Time	twr	10	_	12	_	15	_	ns
8	Write to Precharge Read Delay Time	t RWL	10	_	12	_	15	_	ns
9	RAS to RAS Bank Active Delay Time	t rrd	20	_	20	_	20	_	ns

(3) CLOCK COUNT FORMULA (*8)

$$Clock \ge \frac{Base\ Value}{Clock\ Period} \ \ (Round\ off\ a\ whole\ number)$$


(4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)

No.	Parameter		Symbol	MB8516S072AG -100/100L	MB8516S072AG -84/84L	MB8516S072AG -67/67L	Unit
1	CKE to Clock Disable		Іске	1	1	1	Cycle
2	DQM to Output in High-Z		IDQZ	2	2	2	Cycle
3	DQM to Input Data Delay		IDQD	0	0	0	Cycle
4	Last Output to Write Command Delay		lowd	2	2	2	Cycle
5	Write Command to Input Data Delay		lowd	0	0	0	Cycle
6	Precharge to Output in High-Z Delay	CL = 3	I ROH	3	3	3	Cycle
0		CL = 2		2	2	2	Cycle
7	Burst Stop Command to Output in High-Z Delay	CL = 3	Івѕн	3	3	3	Cycle
/		CL = 2		2	2	2	Cycle
8	Mode Register Access to Bank Active (min)		I MRD	2	2	2	Cycle
9	CAS to CAS Delay (min)		Iccd	1	1	1	Cycle
10	CAS Bank Delay (min)		Ісво	1	1	1	Cycle
11	Write to Precharge Read Delay	CL = 3	IRWL	1	1	1	Cycle
		CL = 2		1	1	1	Cycle

- Notes: *1. Assumes trcd and tcac are satisfied.
 - *2. tac also specifies the access time at burst mode except for first access.
 - *3. Specified where output buffer is no longer driven.
 - *4. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
 - *5. trac is a reference value. Maximum value is obtained from the sum of trcd (min) and tcac (max).
 - *6. Assumes trac and tac are satisfied.
 - *7. Operation within the trop (min) ensures that trac can be met; if trop is greater than the specified trop (min), access time is determined by teac and tac.
 - *8. All base values are measured from the clock edge at the command input to the clock edge for the next command input.
 - All clock counts are calculated by a simple formula:
 - clock count equals base value divided by clock period (round off to a whole number).
 - *9. The ICAC (CAS latency: CL) is programmed by the mode register.
 - *10. An initial pause (DESL on NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.
 - *11. 1.4 V or VREF is the reference level for measuring timing of signals. Transition times are measured between V_{IH} (min) and V_{IL} (max).
 - *12. AC characteristics assume $t_T = 1$ ns and 30 pF of capacitive load.

^{*}Source: See MB81164842A Data Sheet for details on the electricals.

■ AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)



■ SERIAL PRESENCE DETECT(SPD) FUNCTION

1. PIN DESCRIPTIONS

SCL (Serial Clock)

SCL input is used to clock all data input/output of SPD

SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

SA₀, SA₁, SA₂ (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other.

2. SPD OPERATIONS

CLOCK and DATA CONVENTION


Data states on the SDA can change only during SCL = Low. SDA state changes during SCL = High are indicated start and stop conditions. Refer to Fig. 1 below.

START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL = High. SPD will not respond to any command until this condition has been met.

STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL = High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.


SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig. 2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices —namely up to eight modules— on the bus. The eight addresses for eight SPD devices are defined by the state of the SA₀, SA₁ and SA₂ inputs.

The last bit of the slave address defines the operation to be performed. When R/\overline{W} bit is "1", a read operation is selected, when R/\overline{W} bit is "0", a write operation is selected.


Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of SA_0 , SA_1 , and SA_2 inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the R/W bit, the SPD will execute a read or write operation.



3. READ OPERATIONS


CURRENT ADDRESS READ

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the R/W bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 3 for the sequence of address, acknowledge and data transfer.



RANDOM READ


Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/ \overline{W} bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/ \overline{W} bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 4 for the sequence of address, acknowledge and data transfer.



SEQUENTIAL READ

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 5 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address 0 and the SPD continues to output data for each acknowledge received.




4. DC CHARACTERISTICS

Parameter	Note	Symbol	Condition	Value		Unit
Parameter			Condition	Min.	Max.	Offic
Input Leakage Current		Sili	$0 \text{ V} \leq V_{IN} \leq V_{CC}$	-10	10	μΑ
Output Leakage Current		SILO	0 V ≤ Vout ≤ Vcc	-10	10	μΑ
Output Low Voltage	*1	Svol	IoL = 3.0 mA	_	0.4	V


Note: *1. Referenced to Vss.

5. AC CHARACTERISTICS

Na	Davamatar	Symbol	Value		l lm:t
No.	Parameter		Min.	Max.	Unit
1	SCL Clock Frequency	fscL	_	100	KHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	Tı	_	100	ns
3	SCL Low to SDA Data Out Valid	t AA	_	3.5	μs
4	Time the Bus Must Be Free Before a New Transmission Can Start	t BUF	4.7	_	μs
5	Start Condition Hold Time	t hd:sta	4.0	_	μs
6	Clock Low Period	tLow	4.7	_	μs
7	Clock High Period	t HIGH	4.0	_	μs
8	Start Condition Setup Time	t su:sta	4.7	_	μs
9	Data in Hold Time	t HD:DAT	0	_	μs
10	Data in Setup Time	t su:dat	250	_	ns
11	SDA and SCL Rise Time	t R	_	1	μs
12	SDA and SCL Fall Time	tF	_	300	ns
13	Stop Condition Setup Time	t su:sto	4.7	_	μs
14	Data Out Hold Time	t DH	100	_	ns
15	Write Cycle Time	t wr	_	15	ms



■ PACKAGE DIMENSION



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9802

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.